# LogiCORE IP Distributed Memory Generator v8.0

# Product Guide for Vivado Design Suite

PG063 December 18, 2013





# **Table of Contents**

#### **IP Facts**

#### Chapter 1: Overview

Feature Summary	5
Applications	6
Licensing and Ordering Information	6

#### **Chapter 2: Product Specification**

Performance	7
Resource Utilization	8
Port Descriptions	8

#### **Chapter 3: Designing with the Core**

General Design Guidelines	11
Specifying Memory Contents Using a COE File	18
MIF File Description	18
Clocking	19
Resets	19

#### Chapter 4: Customizing and Generating the Core

Vivado Integrated Design Environment	20
Output Generation	26

#### **Chapter 5: Constraining the Core**

Chapter 6: Simulation	
Messages and Warnings	28

#### Chapter 7: Synthesis and Implementation

Chapter 8: Detailed Example Design	
Directory and File Contents	30
Example Design	30

#### **E** XILINX.

Appendix A: Verification, Compliance, and Interoperability				
Simulation	12			
Appendix B: Debugging				
Finding Help on Xilinx.com	3			
Debug Tools	\$5			
Simulation Debug	\$5			
Hardware Debug	\$5			
Interface Debug	6			
Appendix C: Migrating and Upgrading				
Migrating to the Vivado Design Suite 3	37			
Upgrading in the Vivado Design Suite 3	57			
Appendix D: Additional Resources				
Xilinx Resources	8			
References	8			

 Revision History
 39

 Notice of Disclaimer
 39



# **EXILINX**®

# Introduction

The Xilinx LogiCORE<sup>™</sup> IP Distributed Memory Generator core creates a variety of memory structures using Select RAM.

# Features

- Generates read-only memories (ROMs), single, simple dual, and dual-port random access memories (RAMs)
- Supports data depths ranging from 16–65,536 words
- Supports data widths ranging from 1–1024 bits
- Optional registered inputs and outputs
- Optional pipelining when output is registered

LogiCORE IP Facts Table			
	Core Specifics		
Supported Device Family <sup>(1)</sup>	UltraScale™ Architecture, Zynq®-7000, 7 Series		
Supported User Interfaces	Native		
	Provided with Core		
Design Files	Encrypted RTL		
Example Design	VHDL		
Test Bench	VHDL		
Constraints File	Not Provided		
Simulation Model	Verilog Behavioral, VHDL Behavioral		
Supported S/W Driver	N/A		
Tested Design Flows <sup>(2)</sup>			
Design Entry	Vivado Design Suite		
Simulation	For the supported simulators, see the Xilinx Design Tools: Release Notes Guide.		
Synthesis	Vivado Synthesis		
Support			
Provided by Xilinx @ www.xilinx.com/support			
Notes:			

- 1. For a complete list of supported devices, see Vivado IP catalog.
- 2. For the supported versions of the tools, see the <u>Xilinx Design</u> <u>Tools: Release Notes Guide</u>.



## Chapter 1

# Overview

The Distributed Memory Generator core is used to create memory structures using LUT RAM resources. The core can create the following memory types:

- Distributed ROM, page 11
- Distributed Single-Port RAM, page 13
- Distributed Dual-Port RAM, page 14
- Distributed Simple Dual-Port RAM, page 16

For detailed information about each memory type, see the respective memory type in Chapter 3, Designing with the Core.

Options are available for simple registering of inputs and outputs. Optional asynchronous and synchronous resets are available for the output registers. For timing information, see the Xilinx Product Specification for the specific target architecture.

## **Feature Summary**

**Depth**. In all supported FPGA families, the depth can range from 16–65536 words in multiples of 16.

Width. The width of each word can be anywhere in the range of 1–1024 bits.

**Optional Input Registering**. The following inputs to the memory can be registered or non-registered. When input registering is used, these inputs can be clock-enabled.

- Write Address
- Data
- Write Enable
- Output Register Clock Enable
- Dual-port RAM Read Address
- Simple Dual-port RAM Read Address

**Optional Output Registering and Pipelining**. The memory can be non-registered, registered, or both. The output registers can have a variety of controls, including

- Asynchronous Reset
- Synchronous Reset
- Clock Enable

In addition, the Clock Enable and Synchronous Reset can be configured so the Synchronous Reset overrides the Clock Enable, and vice versa. In single-port, simple dual-port and dual-port distributed RAM cores with registered outputs, an additional pipeline register may be added to the output path to improve the operating speed at the expense of an additional cycle of latency.

# **Applications**

Applications for Distributed Memory are diverse and numerous. Examples include:

- Using the distributed ROM as a very large look-up table
- Using the single-port RAM as scratch pad memory for embedded PowerPC<sup>™</sup> microprocessors, or for the MicroBlaze<sup>™</sup> or PicoBlaze<sup>™</sup> processors
- Using the simple dual and dual-port RAM within an asynchronous FIFO

## **Licensing and Ordering Information**

This Xilinx LogiCORE IP module is provided at no additional cost with the Xilinx Vivado Design Suite under the terms of the <u>Xilinx End User License</u>. Information about this and other Xilinx LogiCORE IP modules is available at the <u>Xilinx Intellectual Property</u> page. For information about pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your <u>local Xilinx sales representative</u>.



# **Product Specification**

The Distributed Memory Generator core constructs the memory out of LUT RAM. The core offers a variety of memory structures like ROM, Single Port RAM, Dual Port RAM and Simple Dual Port RAM. Figure 2-1 shows the top level block diagram of the core.



Figure 2-1: Top-Level Block Diagram

## Performance

This section details the performance information for various core configurations.

#### **Maximum Frequencies**

Table 2-1 shows the maximum performance  $(F_{max})$  for the default memory configurations.



Memory Type	Depth x Width	F <sub>max</sub>
Single Port RAM	32x16	625
Dual Port RAM	32x16	625
Simple Dual Port RAM	32x16	625

Table 2-1: F<sub>max</sub> Performance for the Default Memory Configuration

#### Latency

Depending on the configuration, the Distributed Memory Generator takes either zero or one clock latency to present the read data on the output port. For an asynchronous read (non-registered output), the latency is zero, and for a synchronous read the latency is one.

# **Resource Utilization**

When designing distributed memories, the LUTs in the slices are used to implement memory primitives or to construct multiplexers. The registers available in these slices are used for input and output registering.

When input registering is requested, extra registers are used. One per control bit (WE, QSPO\_CE, and QDPO\_CE) and one per bit of data and address (D[P:0], A[N:0], and DPRA[N:0]).

Table 2-2 shows the resource utilization for the default memory configurations.

 Table 2-2:
 Resource Utilization for Default Memory Configuration

Memory Type	Depth x Width	Slices	Slice Flip-Flops	LUTs
Single Port RAM	32x16	4	0	16
Dual Port RAM	32x16	4	0	16
Simple Dual Port RAM	32x16	3	0	12

# **Port Descriptions**

Table 2-3 defines the Distributed Memory core signals.

Pin	Direction	Description
d[p:0]	Input	Data input to be written into the memory for single-port, simple dual-port, and dual-port RAMs.
a[n:0]	Input	Address inputs. Only address input for ROMs and single-port RAMs. On dual- port memories, it defines memory location written to and memory location read out on the SPO[P:0] outputs. On simple dual-port memories, it defines memory location written to.
dpra[n:0]	Input	Dual/Simple Dual-Port Read Address. Present only on dual-port and simple dual-port RAMs and defines memory location read out on the DPO[P:0] outputs.
spo[p:0]	Output	Non-registered single-port output bus. Non-registered data output bus for ROMs and single-port RAMs. One of two non-registered output buses on dual-port RAMs.
qspo[p:0]	Output	Registered single-port output bus. Registered data output bus for ROMs and single-port RAMs. One of two registered output buses on dual-port RAMs.
dpo[p:0]	Output	Non-registered dual/simple dual-port output bus. One of the non-registered data output buses for dual-port and simple dual-port RAMs. Data stored at the address location specified by DPRA[N:0] appears at this port.
qdpo[p:0]	Output	Registered dual/simple dual-port output bus. One of two registered output buses on dual-port and simple dual-port RAMs.
clk	Input	Write clock and register clock for ROMs and single-port RAMs. On dual-port RAMs signal is the write clock and register clock for single-port input and output registers.
qdpo_clk	Input	On dual-port and simple dual-port RAMs, signal is the write clock and register clock for dual-port and simple dual-port RAM input and output registers
we	Input	Write Enable
i_ce	Input	Input Clock Enable. Signal is present for RAMs which have registered inputs. The clock enable controls input data register, address register and WE register.
qspo_ce	Input	On ROMs, clock enable controls all input and output registers. On dual-port memories, controls output registers in QSPO path.
qdpo_ce	Input	Present only on dual-port and simple dual-port RAMs. Controls output registers in QDPO path.
qspo_rst	Input	Single-port registered output asynchronous reset.
qdpo_rst	Input	Available only on dual-port and simple dual-port RAMs. Dual/ Simple Dual-port registered output asynchronous reset.
qspo_srst	Input	Single-port registered output synchronous reset

Table 2-3:Core Signal Pinout

Table 2-3: Core Signal Pinout (Con	ťd)
------------------------------------	-----

Pin	Direction	Description
qdpo_srst	Input	Available only on dual-port and simple dual-port RAMs. Dual-port registered output synchronous reset

**Note**: All control inputs are active-High. If an active-Low input is required for a specific control pin, an inverter must be placed in the path to the pin; the inverter is absorbed appropriately during mapping.



# Designing with the Core

This chapter includes guidelines and additional information to make designing with the core easier.

## **General Design Guidelines**

The following sections provide a functional description and illustration of each of the four memory types.

#### **Distributed ROM**

The Distributed Memory Generator uses LUT-based distributed ROM resources to create 16-bit deep, 1-bit wide ROMs, and generates a fabric-based bus multiplexer to create a deeper and wider ROM. The content of this memory is defined by supplying an input coefficient (COE) file to the Vivado Design Suite when the memory is generated, after which the content is fixed.

To create the distributed ROM, the core parses the initialization data provided by the user-supplied COE file. From that data, any necessary logic or optional registering is inferred and created. Figure 3-1 shows the distributed ROM schematic symbol, and Figure 3-2 illustrates one of the possible implementations of a distributed ROM core. For distributed ROM timing information, see the user guide for the specific FPGA family-related architecture.



Figure 3-1: Distributed ROM Schematic Symbol



Figure 3-2: Distributed ROM Module Schematic

#### **Distributed Single-Port RAM**

The distributed single-port RAM uses the single-port distributed RAM resource of the LUT. Writes to the Single-Port RAM are synchronous to the clock (CLK). However, read operations can be asynchronous (SPO) or synchronous to the clock (QSPO). Figure 3-3 illustrates the distributed single-port RAM schematic symbol, and Figure 3-4 illustrates its internal implementation. If a pipeline register is added to a registered core (not illustrated), the additional register is re-timed into the SPO MUX array. For timing information about the distributed single-port RAM, see the appropriate user guide for the target FPGA architecture.







\*\*Qualification of WE with I\_CE optional

Figure 3-4: Distributed Single-Port RAM Module Schematic

#### **Distributed Dual-Port RAM**

Writes to the distributed dual-port RAM are synchronous to the clock (CLK). However, read operations from the distributed dual-port RAM can be asynchronous or synchronous with respect to either of the two clocks (CLK or QDPO\_CLK). Figure 3-5 illustrates the dual-port RAM schematic symbol, showing the relevant ports. Figure 3-6 shows the internal implementation of the distributed dual-port RAM. If a pipeline register is added to a registered core (not illustrated), the additional register is re-timed into the SPO MUX array and DPO MUX array.

In implementing the most simple dual-port RAM, two LUTs sharing a common write logic are used. When RAM is written *to*, both LUTs continue to share common content but have different address buses for reading. In this way, contents from two different memory locations can be addressed and read from the SPO and DPO outputs. Different clock domains can also be used to clock the data read out of the SPO and DPO pins if the outputs are also registered.

The QDPO\_CE port controls DPRA only when Dual Port Output CE is selected under output options.

The width of the data buses must be identical on input and output. If width conversion is required from a memory instance, consider using the Block Memory Generator core.



Figure 3-5: Dual-Port RAM Schematic Symbol



\*\* Qualification of WE with I\_CE optional

Figure 3-6: Dual-Port RAM Module Schematic

#### **Distributed Simple Dual-Port RAM**

Writes to the distributed simple dual-port RAM are synchronous to the clock (CLK). However, read operations from the distributed simple dual-port RAM can be asynchronous or synchronous with respect to either of the two clocks (CLK or QDPO\_CLK). Figure 3-7 illustrates the simple dual-port RAM schematic symbol, showing the relevant ports. Figure 3-8 shows the internal implementation of the distributed simple dual-port RAM. If a pipeline register is added to a registered core (not illustrated), the additional register is re-timed into the DPO MUX array.

The QDPO\_CE port controls DPRA only when Simple Dual Port Output CE is selected under output options.

The width of the data buses must be identical on input and output. If width conversion is required from a memory instance, consider using the Block Memory Generator core.



Figure 3-7: Simple Dual-Port RAM Schematic Symbol



\*\* Qualification of WE with I\_CE optional



# **Specifying Memory Contents Using a COE File**

The initial contents of the memory can be defined using the COE file, which consists of two parameters: memory\_initialization\_radix and memory\_initialization\_vector. Each line is terminated by a semicolon.

- **memory\_initialization\_radix**. The radix of the initialization value is specified here, with the choices being 2, 10, or 16.
- memory\_initialization\_vector. Each row of memory elements are defined with a binary, decimal, or hexadecimal number having an equivalent binary value that represents whether an individual memory element along the width of the row is set to '1' or '0.' Each row of memory initialization is separated by a comma or white space, up to the depth of the memory. Negative values are not allowed.

An example COE file:

```
; Sample Initialization file for a 16x32 distributed ROM
memory_initialization_radix = 16;
memory_initialization_vector =
23f4 0721 11ff ABe1 0001 1 0A 0
23f4 0721 11ff ABe1 0001 1 0A 0
23f4 721 11ff ABe1 0001 1 A 0
23f4 721 11ff ABe1 0001 1 A 0;
```

## **MIF File Description**

The COE file provides a high-level method for specifying initial memory contents. During core generation, the COE file is converted into a MIF file, which holds the actual binary data used to initialize the memory in the core and simulation models. The MIF file consists of one line of text per memory location. The first line in the file corresponds to address 0, and the second line corresponds to address 1, and so forth. The text on each line must be the initialization value (MSB first) for the corresponding memory address in binary format, with exactly one binary digit per bit of memory width.

*Note:* For HDL simulations, the MIF file must reside in the simulation directory.

# Clocking

The Distributed Memory Generator core has two clocks: clk (write/read clock) and qdpo\_clk (read clock). Depending the on the configuration, the core can have either zero, one, or two clocks.

For an asynchronous ROM configuration, there is no clock. For a RAM configuration, the core has a write clock (clk). The same write clock (clk) can be used as a read clock or a separate read clock (qdpo\_clk) can also be used.

# Resets

The Distributed Memory Generator core has four resets: two synchronous resets and two asynchronous resets. Depending the on configuration, the core can have any of the following reset options:

- Synchronous reset only
- Asynchronous reset only
- Synchronous and asynchronous resets
- No resets



Chapter 4

# Customizing and Generating the Core

This chapter includes information on using Xilinx tools to customize and generate the core.

## **Vivado Integrated Design Environment**

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the IP catalog. Chose one of the following paths to find the core:
  - Choose Basic Elements > Memory Elements
  - Choose Memories & Storage Elements > RAMs & ROMs
- 2. Double-click on the selected IP or select the Customize IP command from the toolbar or popup menu.

For details, see the sections, "Working with IP" and "Customizing IP for the Design" in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 3] and the "Working with the Vivado IDE" section in the *Vivado Design Suite User Guide: Getting Started* (UG910) [Ref 6].

*Note:* Figures in this chapter are illustrations of the Vivado Integrated Design Environment (IDE). This layout might vary from the current version.

The Distributed Memory Generator GUI uses three screens.

- Main Screen (Figure 4-1)
- Input, Dual-Port, and Output Options Screen (Figure 4-2)
- Initial Content and Reset Options Screen (Figure 4-3)

All the screens share common tabs and buttons to provide information about the core and perform specific actions, such as generating the core and navigating among screens.

#### **Main Screen**

	Customize IP
Distributed Memory Generator (8	.0)
🍘 Documentation 🚞 IP Location 🧔 Switch t	o Defaults
Show disabled ports	Component Name dist_mem_gen_0
1	memory config Port config RST & Initialization
	Options           Depth         64         [1665536]           Data Width         16         [11024]
	Memory Type
	Memory Type
	O ROM
-a[5:0]	Single Port RAM
-d[15:0] spo[15:0] -	O Simple Dual Port RAM
-clk	O Dual Port RAM
-we	
	OK Cancel

Figure 4-1: Main Screen

**Component Name**. The base name of the output files generated for the core. Names must begin with a letter and be composed of any of the following characters: a to z, 0 to 9 and "\_."

**Depth**. Enter a value in the valid range from 16–65536, in steps of 16. Default value is 64.

**Data Width**: Enter the width of the memory in the valid range from 1–1024. The default value is 16.

**Memory Type**: Select one of four options. The default setting is single-port RAM.

- **ROM**. Figure 3-2 is a schematic of the structure of the ROM modules. The address register is optional (controlled by the setting of the Input Options parameter). Output registering is also optional (controlled by the setting of the Output Options parameter). Note that the clock is not required when these registers are not present. The resets and clock enables are optional.
- **Single-Port RAM**. Figure 3-4 is a schematic of the structure of the single-port RAM modules. The address and data registers are optional (controlled by the setting of the Input Options parameter). Output registering is also optional (controlled by the setting

of the Output Options parameter). The resets and clock enables are optional. The clock CLK is always required because writes to the single-port RAM are synchronous to that clock.

- Dual-Port RAM. Figure 3-6 is a schematic of the structure of the dual-port RAM modules. The address and data registers are optional (controlled by the setting of the Input Options parameter). The dual-port read address register is optional (controlled by the setting of the Dual-Port Address parameter). Output registers for both output ports are also optional (controlled by the setting of the Output Options parameter). When registered outputs are selected, the two output ports can be clocked by the same or different clock signals and can have the same or different clock enables (based on the settings selected for the Common Output Clock and Common Output CE parameters). All resets and clock enables are optional. Note that the clock CLK is always required, because writes to the RAM are synchronous to that clock.
- **Simple Dual-Port RAM.** Figure 3-8 is a schematic of the structure of the simple dual-port RAM modules. The address and data registers are optional (controlled by the setting of the Input Options parameter). The simple dual-port read address register is optional (controlled by the setting of the Simple Dual-Port Address parameter). Output registers for both output ports are also optional (controlled by the setting of the Output Options parameter).

When registered outputs are selected, the output port can be clocked by the same or different clock signals and can have the same or different clock enables (based on the settings selected for the Common Output Clock and Common Output CE parameters). All resets and clock enables are optional. Note that the clock CLK is always required because writes to the RAM are synchronous to that clock.

#### Port Configuration Screen

ocumentation 🚞 IP Location 🗔 S	witch to Defaults	
Show disabled ports	Component Name dist_mem_gen_0	
	memory config Port config RST & Initialization	
	Input Options Input Options Non Registered	
	Input Clock Enable Qualify WE with I_CE	
a[5:0] d[15:0] spo[15:0] clk we	Dual Port Address	
	Dual Port Address	
	Non Registered     O Registered	
	Output Options	
	Output Options	
	Non Registered      Registered      Both	
	Common Output CLK Single Port Output CE	
	Common Output CE	
	Pipelining Options	
	Pipeline Stages: 0	

Figure 4-2: Distributed Memory Options Screen

**Input Options**. Select an option for the required input types. Non-registered is the default setting. Selecting Registered produces different effects depending on the selected memory type. For ROM, an address register is generated; for single-port RAM, simple dual-port, and dual-port, a register on the A[N:0] address input, a data input register, and a WE register are generated.

- **Input Clock Enable.** An optional input available when Input Options are set to Registered and Memory Type *is not* a ROM.
- **Qualify WE with I\_CE**. Valid only for single-port RAM, simple dual-port RAM, and dual-port RAM with Input Options set to Registered and Input Clock Enable selected. When deselected, the WE register has no clock-enable control. When selected, the WE register has a clock enable driven by the I\_CE input.

**Dual/Simple Dual-Port Address**. Valid only for simple dual-port RAM and dual-port RAMs, and controls the presence or absence of a register on the DPRA[N:0] inputs. Non-registered is the default setting.

**Pipelining Options**: When registered single-port RAMs, simple dual-port RAMs and dual-port RAMs are selected, an optional pipeline register can be placed into the output path.

• **Pipeline Stages**. Select '0' for no pipeline registers and '1' for a single pipeline stage in the output multiplexer.

**Output Options**: Select an option for the required output types. Non-registered is the default setting.

- **Single-Port Output Clock Enable**. Enabled for registered output memory or for input registered ROM to provide this optional pin.
- **Dual/Simple Dual-Port Output Clock Enable**. Enabled only for output registered simple dual-port RAM and dual-port RAMs to provide this optional pin.
- **Common Output CLK**. Enabled only for registered simple dual-port RAMs and dual-port RAMs. If not selected, the SPO registers are clocked by the CLK input and the DPO registers are clocked from the QDPO\_CLK input. Default setting is selected, where all output registers are clocked from the CLK input.
- Common Output CE. Enabled only for non-registered simple dual-port RAMs and dual-port RAMs and only if Common Output Clock is also selected. If Common Output CE is deselected, the SPO register clocks are enabled by the QSPO\_CE input and the DPO register clocks are enabled from the QDPO\_CE input. Default setting is selected, where all output register clocks are enabled by the QSPO\_CE input.

#### **Reset and Initialization Screen**

tributed Memory Generator	(8.0)
ocumentation 🛅 IP Location 🗔 Swite	h to Defaults
Documentation   P Location   Switch to Show disabled ports  a[5:0] d[15:0] clk we	Component Name dist_mem_gen_0  Memory config Port config RST & Initialization  Load COE File  The initial memory content can be set by using a COE file. This will be passed to the core as a Memory Initialisation File (MIF).  Coefficients File no_coe_file_loaded  COE Options  Default Data : 0  Radix : 16  Reset Options
	Reset QSP0  Synchronous Reset QSP0  ce overrides  CE Overrides Sync Controls O Sync Controls Overrides CE

Figure 4-3: Initial Content and Reset Options Screen

#### Load COE File

The initial values of the memory elements can be set using a COE file.

- To load the COE file, click **Browse**.
- To view the initial contents, click **Show**.

For a description of the COE file, see Specifying Memory Contents Using a COE File.

#### **COE Options**

Enter the initial value to be stored in memory locations not otherwise initialized in the COE file.

- **Default Data**: When no value is entered, the field defaults to 0. Values can be entered in binary, decimal, or hexadecimal formats, as defined by the Default Data Radix entry. The value should be equal to the data width selected.
- Radix: Choose the radix of the Default Data value. Valid entries are 2, 10, and 16.



#### **Reset Options**

- **Reset QSPO**: Enabled only when the core has a registered single-port output. If selected, an asynchronous single-port output reset pin is available.
- **Reset QDPO**: Enabled only when the core has a registered simple dual-port and dual-port output. If selected, an asynchronous simple dual-port and dual-port output reset pin is available.
- **Synchronous Reset QSPO**: Enabled only when the core has a registered single-port output. If selected, a synchronous single-port output reset pin is available.
- **Synchronous Reset QDPO**: Enabled only when the core has a registered simple dual-port and dual-port output. If selected, a synchronous simple dual-port and dual-port output reset pin is available.
- **CE Overrides Sync Controls**: Enabled only when one of the synchronous reset options has been selected and the corresponding output clock enable has been selected. When selected, the synchronous control signals are qualified by the clock enable pin.
- **Sync Controls Overrides CE**: Enabled only when one of the synchronous reset options has been selected and the corresponding output clock enable has been selected. When selected, the synchronous control signals operate regardless of the state of the output clock enable signals.

## **Output Generation**

For details, see "Generating IP Output Products" in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 3].



# Chapter 5

# Constraining the Core

This core does not have any specific constraints except the system clock constraint.



# Simulation

This chapter contains information about simulating in the Vivado® Design Suite environment. For details, see the "Simulating IP" section in the *Vivado Design Suite User Guide: Designing with IP* (UG896).

VHDL and Verilog behavioral models of the Distributed Memory Generator core are provided for use within a simulation environment. The functional simulation model for this core is behavioral. Certain conditions such as out-of-range writes are not modelled in a cycle-accurate manner. Run the timing simulation to more closely simulate cycle-based behavior.

#### **Static Timing Analysis**

Static timing analysis can be performed using trce, following ngdbuild, map, and par.

#### **Gate-level Simulation**

If desired, the Vivado tools can create a UniSim-based VHDL or Verilog model for gate-level simulation. Alternatively, the netlist produced by the Vivado Synthesis tool (has to be run separately, by using **Run Synthesis** button in GUI) for the desired memory can be processed using ngdbuild and netgen to produce a SimPrim-based model for simulation.

# **Messages and Warnings**

When the functional or timing simulation has completed successfully, the test bench displays the following message, and it is safe to ignore this message.

```
Failure: Test Completed Successfully
```



# Chapter 7

# Synthesis and Implementation

This chapter contains information about simulating and implementing in the Vivado® Design Suite environment.

For details about synthesis and implementation, see "Synthesizing IP" and "Implementing IP" in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 3].



# **Detailed Example Design**

This chapter provides detailed information about the example design, including a description of files and the directory structure generated by the Xilinx Vivado tools, the purpose and contents of the provided scripts and the contents of the example HDL wrappers.

## **Directory and File Contents**

For details about the files created with the example design, see "Generating IP Output Products" in the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 3].

## **Example Design**

Figure 8-1 shows the configuration of the example design.



Figure 8-1: Example Design Block Diagram

The example design contains the following:

- An instance of the Distributed Memory Generator core. During simulation, the Distributed Memory Generator core is instantiated as a black box and replaced with the Vivado Synthesis Tool generated netlist/behavioral model for the functional simulation.
- Global clock buffers for top-level port clock signals.

# **XILINX**.

# Chapter 9

# Test Bench

This chapter contains information about the provided test bench in the Vivado® Design Suite environment. Figure 9-1 shows a block diagram of the demonstration test bench.



Figure 9-1: Test Bench Block Diagram

The demonstration test bench is a VHDL file to create the example design and the core itself. The test bench consists of the following:

- Clock generators
- Address and data generator module
- Stimulus generator module
- Data checker



# Appendix A

# Verification, Compliance, and Interoperability

Xilinx has verified the Distributed Memory Generator core in a proprietary test environment, using an internally developed bus functional model. Tens of thousands of test vectors were generated and verified, including both valid and invalid write and read data accesses.

# Simulation

The Distributed Memory Generator has been tested with the Xilinx Vivado Design Suite, Xilinx ISIM/XSIM, and Mentor Graphics Questa SIM.



# Appendix B

# Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools. In addition, this appendix provides a step-by-step debugging process and a flow diagram to guide you through debugging the Distributed Memory Generator core.

The following topics are included in this appendix:

- Finding Help on Xilinx.com
- Debug Tools
- Simulation Debug
- Hardware Debug
- Interface Debug

# Finding Help on Xilinx.com

To help in the design and debug process when using the Distributed Memory Generator, the <u>Xilinx Support web page</u> (www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for opening a Technical Support WebCase.

#### Documentation

This product guide is the main document associated with the Distributed Memory Generator. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page (<u>www.xilinx.com/support</u>) or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Design Tools tab on the Downloads page (<u>www.xilinx.com/download</u>). For more information about this tool and the features available, open the online help after installation.

**S** XII INX.

#### **Answer Records**

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core are listed below, and can also be located by using the Search Support box on the main <u>Xilinx support web page</u>. To maximize your search results, use proper keywords such as

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

#### **Distributed Memory Generator Master Answer Record**

AR: <u>54661</u>

#### **Contacting Technical Support**

Xilinx provides technical support at <u>www.xilinx.com/support</u> for this LogiCORE<sup>™</sup> IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support:

- 1. Navigate to <u>www.xilinx.com/support</u>.
- 2. Open a WebCase by selecting the WebCase link located under Additional Resources.

When opening a WebCase, include:

- Target device including package and speed grade.
- All applicable Xilinx Design Tools and simulator software versions.
- Additional files based on the specific issue might also be required. See the relevant sections in this debug guide for guidelines about which file(s) to include with the WebCase.
- Access to WebCase is not available in all cases. Please login to the WebCase tool to see your specific support options.

# **Debug Tools**

There are many tools available to address Distributed Memory Generator design issues. It is important to know which tools are useful for debugging various situations.

#### Vivado Lab Tools

Vivado lab tools insert logic analyzer and virtual I/O cores directly into your design. Vivado lab tools allow you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature represents the functionality in the Vivado IDE that is used for logic debugging and validation of a design running in Xilinx devices in hardware.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

# **Simulation Debug**

For details about simulating a design in the Vivado Design Suite, see the *Vivado Logic Simulation User Guide* (UG900) [Ref 1].

# Hardware Debug

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues.

#### **General Checks**

Ensure that all the timing constraints for the core were properly incorporated from the example design and that all constraints were met during implementation.

- Does it work in post-place and route timing simulation? If problems are seen in hardware but not in timing simulation, this could indicate a PCB issue. Ensure that all clock sources are active and clean.
- If using MMCMs in the design, ensure that all MMCMs have obtained lock by monitoring the LOCKED port.

- If your outputs go to 0, check your licensing.
- Ensure we, i\_ce, qspo\_ce, and qdpo\_ce are not toggling during reset.

# **Interface Debug**

#### **Memory Interfaces**

If the data is not being written, check the following conditions:

- Check if the core is in reset state.
- Check if d and a is stable and meeting setup/hold window.
- Check if we and i\_ce are High and meeting setup/hold window during the write operation.

If the data is not being read, check the following conditions:

- Check if the core is in reset state.
- Check if dpra and a are stable and meeting setup/hold window.
- Check if <code>qspo\_ce</code> and <code>qdpo\_ce</code> are High and meeting setup/hold window during the read operation.



# Migrating and Upgrading

This appendix contains information about migrating a design from ISE<sup>®</sup> to the Vivado<sup>®</sup> Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading in the Vivado Design Suite, important details (where applicable) about any port changes and other impact to user logic are included.

## Migrating to the Vivado Design Suite

For information about migrating to the Vivado Design Suite, see the *ISE to Vivado Design Suite Migration Guide* (UG911) [Ref 1].

# Upgrading in the Vivado Design Suite

This section provides information about any changes to the user logic or port designations that take place when you upgrade to a more current version of this IP core in the Vivado Design Suite.

#### **Parameter Changes**

There were no parameter changes in this version of the core.

#### **Port Changes**

An unused port (SPRA) has been removed from v8.0 of the core.



# Appendix D

# Additional Resources

# **Xilinx Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

www.xilinx.com/support.

For a glossary of technical terms used in Xilinx documentation, see:

www.xilinx.com/company/terms.htm.

## References

- 1. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 2. Vivado Design Suite User Guide: Implementation (UG904)
- 3. Vivado Design Suite User Guide: Designing with IP (UG896)
- 4. Vivado Design Suite Migration Methodology Guide (UG911)
- 5. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 6. Vivado Design Suite User Guide: Getting Started (UG910)
- 1. ISE to Vivado Design Suite Migration Methodology Guide (UG911)

## **Revision History**

The following table shows the revision history for this document.

Date	Version	Revision
07/252012	1.0	Initial Xilinx release as a Product Guide. Replaces DS322, <i>LogiCORE IP Distributed Memory Generator Data Sheet</i> . Added support for Vivado Design Suite.
03/20/2013	2.0	<ul> <li>Updated for core v8.0.</li> <li>Removed support for ISE Design Suite.</li> <li>Removed the unused port SPRA.</li> </ul>
12/18/2013	8.0	<ul> <li>Added support for UltraScale™ architecture.</li> <li>Added Simulation, Synthesis and Implementation, and Test Bench chapters.</li> <li>Updated document revision version to align with core version 8.0.</li> </ul>

# **Notice of Disclaimer**

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the arranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <u>http://www.xilinx.com/warranty.htm#critapps</u>.

© Copyright 2012-2013 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.