

- No additional registered I/O on memory (sync write / async read)
- Start with reset asserted; sim 50 cc after reset deasserted
- 2 PI, one (2-bit) PO

ADDR	DATA
11	00
10	01
01	10
00	11

Initial memory using COE FILE

